JPH0376578B2 - - Google Patents
Info
- Publication number
- JPH0376578B2 JPH0376578B2 JP56200980A JP20098081A JPH0376578B2 JP H0376578 B2 JPH0376578 B2 JP H0376578B2 JP 56200980 A JP56200980 A JP 56200980A JP 20098081 A JP20098081 A JP 20098081A JP H0376578 B2 JPH0376578 B2 JP H0376578B2
- Authority
- JP
- Japan
- Prior art keywords
- conductive material
- copper
- plate
- conductive
- refractory material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Die Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20098081A JPS58102532A (ja) | 1981-12-15 | 1981-12-15 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20098081A JPS58102532A (ja) | 1981-12-15 | 1981-12-15 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58102532A JPS58102532A (ja) | 1983-06-18 |
JPH0376578B2 true JPH0376578B2 (en]) | 1991-12-05 |
Family
ID=16433508
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20098081A Granted JPS58102532A (ja) | 1981-12-15 | 1981-12-15 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58102532A (en]) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6089935A (ja) * | 1983-10-21 | 1985-05-20 | Hitachi Ltd | 半導体装置 |
JP3445511B2 (ja) * | 1998-12-10 | 2003-09-08 | 株式会社東芝 | 絶縁基板、その製造方法およびそれを用いた半導体装置 |
JP3852858B1 (ja) | 2005-08-16 | 2006-12-06 | 株式会社日立製作所 | 半導体放射線検出器、放射線検出モジュールおよび核医学診断装置 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3766634A (en) * | 1972-04-20 | 1973-10-23 | Gen Electric | Method of direct bonding metals to non-metallic substrates |
JPS55128837A (en) * | 1979-03-28 | 1980-10-06 | Nec Corp | Base for mounting semiconductor chip |
-
1981
- 1981-12-15 JP JP20098081A patent/JPS58102532A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58102532A (ja) | 1983-06-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4556899A (en) | Insulated type semiconductor devices | |
US4577056A (en) | Hermetically sealed metal package | |
JPH0455339B2 (en]) | ||
JP5214936B2 (ja) | 半導体装置 | |
JPH04162756A (ja) | 半導体モジュール | |
KR102359146B1 (ko) | 저항기 및 저항기의 제조 방법 | |
JP2000183222A (ja) | 半導体装置およびその製造方法 | |
JP2017212362A (ja) | 回路基板集合体、電子装置集合体、回路基板集合体の製造方法および電子装置の製造方法 | |
JP6201297B2 (ja) | 銅板付きパワーモジュール用基板及び銅板付きパワーモジュール用基板の製造方法 | |
JP2009147123A (ja) | 半導体装置及びその製造方法 | |
JPH0376578B2 (en]) | ||
JP3631638B2 (ja) | 半導体素子用パッケージの実装構造 | |
JP2012064616A (ja) | 高放熱型電子部品収納用パッケージ | |
JP2000252392A (ja) | 半導体素子搭載配線基板およびその実装構造 | |
JPS62781B2 (en]) | ||
JPH07211822A (ja) | 半導体素子収納用パッケージ | |
JPH06196585A (ja) | 回路基板 | |
JP2004134703A (ja) | 端子付き回路基板 | |
JPS6334962A (ja) | パツケ−ジ構造体 | |
KR20250001887A (ko) | 와이어리스 양면 냉각형 파워 모듈 및 그 제조방법 | |
JP2006041288A (ja) | 電子部品収納用パッケージおよび電子装置 | |
JP2849865B2 (ja) | 放熱体の製造方法 | |
JPS63228741A (ja) | 半導体素子収納用パツケ−ジ | |
JPS5982734A (ja) | 絶縁型半導体装置 | |
KR20250118258A (ko) | 양면 방열 반도체 패키지 및 이의 제조방법 |